Neuromorphic computing and DFT

Mathis Richter



DFT Summer School, Aug 18, 2022



Legal Information

Performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.

Your costs and results may vary.

Results have been estimated or simulated.

Intel technologies may require enabled hardware, software or service activation.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Applications of DFT

- Fundamental research: How does it work?
- Application oriented research: Can we use it to solve problems?
- How can we use neural dynamics and DFT to solve problems?
- What is the most fitting problem domain?
 - Autonomous robotics

З

Autonomous robotics



Photo by Lyman Hansel Gerona on Unsplash



Photo by <u>Jason Blackeye</u> on <u>Unsplash</u>



Photo by Roberto Nickson on Unsplash



Photo by Arno Senoner on Unsplash

Challenges to applications in robotics

- Many (many) open questions
 - Perception
 - Abstraction
 - Learning
 - Autonomy
- On the implementation level
 - Size, weight
 - Power
 - Speed

Mismatch between hardware and neural networks

CPUs

- Few (4-8)
- Fast (2,300,000,000,000 instructions per second)
- Medium functionality (~100 instructions)
- Random access memory (access any information)
- Neurons
 - Many (~86 billion)
 - Slow (10 ms time scale)
 - Minimal functionality (leak, integrate, fire)
 - Memory "in place" (only access to local information)

Neuromorphic computing

- Fundamentally rethink hardware based on findings from biology and neuroscience
 - Energy efficiency
 - Speed
 - Novel functionality / application areas
- Heterogeneous community
- Beginning in the late 1980s with sensors, later processors
- Today: Toward neuromorphic algorithms and applications

Neuromorphic sensors



- Vision: Dynamic vision sensor (DVS)
 - Sparse data
 - High temporal resolution
 - High dynamic range
- Audio: Silicon cochlea
- Olfaction
- Haptics

https://inivation.com/products/customsolutions/videos/

Neuromorphic processors

- Different designs
 - Industry (Intel Loihi, IBM TrueNorth)
 - Academic labs (e.g., Manchester (SpiNNaker), INI Zurich (ROLLS), Heidelberg (BrainScaleS)
 - Start ups (SynSense, BrainChip, Innatera, GrAI matter labs)
- Different technologies
 - Digital CMOS
 - Mixed signal CMOS
 - New materials

Core principles

- Event-based communication
 - Only communicate "change"
 - Sparse communication
 - -> Energy efficiency
- Massive parallelism
 - Dedicated circuitry for every neuron/pixel
 - -> Speed
- Function from connectivity
 - Minimal units (neurons, pixels)
 - Overall function emerges from connectivity of units
 - Modularity
 - Recurrence
- Learning
 - Synaptic plasticity
 - Local learning rules

Spiking neurons

Leaky integrate-and-fire (LIF) neuron

$$\dot{v}_i(t) = -\frac{1}{\tau_v}v_i(t) + I_i(t) - \theta_i\sigma_i(t) + b_i$$





Loihi 2 chip architecture



Technology:	Intel 4
Die Area:	31 mm ²
NmC cores:	128 cores
x86 cores:	6 cores
Max # neurons:	1M neurons
Max # synapses:	120M synapses
Transistors:	2.3 billion

2x IO cores Asynchronous design Handle communication between chips and IO to external devices On-chip fanout of remote spikes

6x Parallel off-chip interfaces

Faster chip-to-chip links 3D scaling Support for standard synchronous protocols and event-based vision sensors

31 mm² in Intel 4





Loihi 1 systems



Pohoiki Springs 768 chips Kapoho Bay 2 chips AER interfaces Nahuku 32 chips Arria 10 FPGA

- Open source software framework for neuromorphic computing
- Spiking neural networks and middleware (agnostic of compute)
- Supports execution on Loihi 2 and CPU (simulation)
- Python-based



https://lava-nc.org https://github.com/lava-nc

Lava Processes





- Stateful processes
- Ports for message-based communication via channels
- One or more behavioral models

Application Development A simple canonical example

Import processes from any library
from lava.proc.io.input import SpikeInjector
from lava.proc.dense.process import Dense
from lava.proc.lif import Lif

Initialize processes via costum API with specific parameters source = SpikeInjector(...<params>...) dense = Dense(...<params>...) lif = LIF(...<params>...)

Connect processes via directional input/output ports
source.spks_out.connect(dense.spks_in)
dense.spk_out.connect(lif.spks_in)

Helper configuration class

from lava.magma.core.run_conditions import RunSteps
from lava.magma.core.run configs import Loihi2HwCfg

Terminate lif.stop()



Lava libraries

- Lava-dnf
 - Design neural populations with attractor states
 - Build architectures using the attractor modules
- Lava-dl
 - Deep learning tools for event-based networks
 - Offline training
 - For direct training rich set of neuron dynamics
 - For accelerated rate coded training of binary SNNs
 - Inference
 - On various backends using Lava
- Lava-optim
 - Modeling and solving optimization problems with SNNs











Neuromorphic DFT

- DNF dimensions are sampled with LIF neurons
- Connectivity strength is sampled from continuous kernel function



DFT instabilities

Detection





Memory

intel[®] labs

Higher dimensional DNFs

Input 1 spikes

Input 2 spikes

DNF spikes

Coordinate transform

Demo: Stabilizing object tracking on Loihi

Smooth tracking

Baseline

Visual search - Setup

Visual search - Setup

Visual search

Master thesis Lennart Keil, 2022

intel[®] labs ²⁶

Visual search for features

Visual search with working memory

Visual search

All spatial dimensions: 32x24 neurons

Color/Height feature dimension: 10 neurons

Kernel size F/S fields: 5x5x1

Entire architecture: 17,684 neurons

(Scaled to 320x240: 1.7 million neurons)

Master thesis Lennart Keil, 2022

Outlook

- Make DNF implementation more efficient
 - Possibly find a replacement for rate-code
 - Optimize the number of neurons and connections
 - In particular for coordinate transforms and higher dimensional DNFs
- Combine DNFs with powerful perception front-end
 - CNNs for object recognition
- Incorporate learning into DFT elements
- Make available through lava-dnf
- Build architectures for autonomous robots

Building the Neuromorphic Computing ecosystem

NCL

Intel Neuromorphic Research Community

Neuromorphic Computing Lab Email inrc_interest@intel.com to get involved!

Thank You!

Email <u>inrc_interest@intel.com</u> for more information

Neuromorphic computing: Benchmarking

Circles: Intel Core or Xeon CPUs; diamonds: Nvidia GPUs; triangles: Intel Movidius Neural Compute Stick; crosses: IBM's TrueNorth architecture. Blue: feed-forward rate-coded networks; red/orange: backpropagation-trained; gray: feed-forward networks with online learning; green: attractor networks; yellow: SNNs exploiting temporal coding or precise spike timing. Results may vary.

Davies et al., IEEE Proc. 2021